首页> 外文会议>2011 IEEE Semiconductor Conference Dresden >Improved backwards analysis for architectural vulnerability factor estimation
【24h】

Improved backwards analysis for architectural vulnerability factor estimation

机译:改进的向后分析,可用于评估体系结构脆弱性因素

获取原文

摘要

The effects of single event upsets (SEU) are becoming increasingly important to circuit designers. Exact and detailed error rate estimations are needed to determine a system's level of reliability. The architectural vulnerability factor (AVF) is a measure for the relative reliability of a circuit. In this paper we outline the properties of several known approaches such as statistical testing (fault injection), probabilistic error propagation and formal techniques. In addition we present necessary improvements to the Backwards Analysis method for AVF estimation. These improvements allow the analysis of any kind of RT-level circuit. Finally we present optimizations of the algorithm, which result in linear runtime overhead for the analysis of circuits compared to their simulation time.
机译:对于电路设计人员而言,单事件翻转(SEU)的影响变得越来越重要。需要精确而详细的错误率估计来确定系统的可靠性水平。架构脆弱性因素(AVF)是衡量电路相对可靠性的一种方法。在本文中,我们概述了几种已知方法的属性,例如统计测试(故障注入),概率错误传播和形式化技术。另外,我们提出了对用于AVF估计的Backwards Analysis方法的必要改进。这些改进允许分析任何种类的RT级电路。最后,我们介绍了算法的优化,与仿真时间相比,该优化导致了电路分析的线性运行时开销。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号