首页> 外文会议>ACM/IEEE International Symposium on Low Power Electronics and Design >Word-interleaved cache: an energy efficient data cache architecture
【24h】

Word-interleaved cache: an energy efficient data cache architecture

机译:字交错缓存:节能的数据缓存架构

获取原文

摘要

We propose a novel energy-efficient data cache architecture, namely, word-interleaved (WI) cache. In theWI cache, a cache block is distributed uniformly among the different cache ways and each line of a cache way holds some words of the block. This distribution provides an opportunity to activate/deactivate the cache ways based on the requested address''s offset, thus minimizing the overall cache access energy. For a 4-way set associative cache of size 16KB and blocksize 32B, the proposed technique accomplishes dynamic energy savings of 54.2% without considering fast hits and 62.3% when fast hits are considered, with small performance degradation and negligible area overhead.
机译:我们提出了一种新型的节能数据缓存架构,即字交错(WI)缓存。在WI缓存中,缓存块在不同的缓存方式之间均匀分布,并且缓存方式的每一行都包含该块的某些字。这种分配为基于请求地址的偏移量激活/停用缓存方式提供了机会,从而使总体缓存访问能量最小化。对于大小为16KB,块大小为32B的4路组关联缓存,所提出的技术在不考虑快速命中的情况下实现了54.2%的动态节能,而在考虑快速命中时实现了62.3%的动态节能,并且性能下降小且面积开销可忽略不计。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号