首页> 外文会议>IEEE International Symposium on On-Line Testing and Robust System Design >Independent N-Well And P-Well Biasing For Minimum Leakage Energy Operation
【24h】

Independent N-Well And P-Well Biasing For Minimum Leakage Energy Operation

机译:独立的N阱和P阱偏置,用于最小漏电能量运行

获取原文

摘要

This paper proposes a method for minimizing leakage energy consumption under a specific supply voltage and a delay constraint by independently tuning threshold voltages of nMOSFETs and pMOSFETs with body-biasing. We first show a necessary and sufficient condition for the minimum leakage energy operation of a circuit under a delay constraint. We next show that the condition can be identified by a ratio of the leakage currents drawn through an nMOSFET and a pMOSFET in a leakage monitor circuit integrated with the targeting circuit. The leakage current ratio can be monitored at runtime using the leakage monitor. Assuming a constant supply voltage, it is thus possible to minimize the total energy consumption of the circuit by independent tuning of n-well and p-well bias voltages so that the leakage current ratio tracks the predetermined value while keeping the delay constraint. The proposed strategy is experimentally verified by measurements using a 32-bit RISC processor integrating the leakage monitor on the same die fabricated with a 65 nm CMOS process.
机译:本文提出了一种在特定电源电压下最小化泄漏能量消耗的方法和通过使用身体偏置的NMOSFET和PMOSFET的阈值电压和延迟约束来实现延迟约束。首先,首先显示在延迟约束下电路的最小泄漏能量运行的必要和充分条件。接下来,我们表明,可以通过通过NMOSFET绘制的泄漏电流和与靶向电路集成的泄漏监视器电路中的PMOSFET的比率来识别条件。可以使用泄漏监视器在运行时监测漏电流比。假设恒定的电源电压,因此可以通过独立调谐N阱和P阱偏置电压来最小化电路的总能量消耗,使得漏电流比在保持延迟约束的同时跟踪预定值。通过使用32位RISC处理器将泄漏监测器集成在由65nm CMOS工艺制造的同一模具上的泄漏监测器的测量进行了实验验证了所提出的策略。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号