首页> 外文会议>IEEE International Symposium on On-Line Testing and Robust System Design >Reliability And Performance Challenges Of Ultra-Low Voltage Caches: A Trade-Off Analysis
【24h】

Reliability And Performance Challenges Of Ultra-Low Voltage Caches: A Trade-Off Analysis

机译:超低电压缓存的可靠性和性能挑战:权衡分析

获取原文

摘要

Supply voltage scaling is an effective technique to reduce the power consumption of modern VLSI circuits. However, the scaling extent is often limited by variation-induced failures of on-chip memories, such as cache units. Hence, the memory components dictate the minimum voltage for the entire system below which reliable operation is not guaranteed. These failures can be permanent, which reduce the yield, or transient, such as soft-errors, impacting runtime operation. Both permanent and transient failures will significantly affect the overall energy-efficiency and hence, need to be addressed in order to achieve reliable low-voltage cache operation. This issue is more pronounced in the design of devices with a stringent energy budget, such as IoT applications. This paper studies different memory failure mechanisms across wide supply voltage range, and evaluates the disposable counter-measures such as error correcting codes and architectural techniques as well as the extent of their applicability for reliable and energy-efficient cache operation.
机译:电源电压缩放是一种减少现代VLSI电路的功耗的有效技术。然而,缩放范围通常受到变化引起的片上存储器的故障(例如高速缓存单元)的限制。因此,存储器组件对下面的整个系统的最小电压决定了不保证可靠操作的整个系统。这些故障可能是永久性的,这减少了屈服或瞬态,例如软误差,影响运行时运行。永久性和瞬态故障将显着影响整体能效,因此需要解决以实现可靠的低压缓存操作。在具有严格能源预算的设备的设计中,此问题更加明显,例如IoT应用程序。本文研究了宽电源电压范围的不同内存故障机制,并评估了一次性反措施,如纠错码和架构技术,以及适用于可靠和节能高速缓存操作的范围。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号