首页> 外文会议>International Conference on Integrated Power Electronics Systems >Double chips low side - high side configurable full gate driver circuits for high speed inverter leg
【24h】

Double chips low side - high side configurable full gate driver circuits for high speed inverter leg

机译:双芯片低侧 - 高侧可配置的高速逆变腿的可配置全栅极驱动电路

获取原文

摘要

The paper presents the work carried out to develop, prototype and characterize a gate driver circuitry for inverter legs, all integrated in two ASICs, one for the low side power device and the second to drive the high side device. The proposed configuration integrates, all in one, low side - high side gate driver supplies, bidirectional communication interface as well as several original functionalities. The gate drivers' circuitry is based on a cascaded architecture that prevent from EMI propagations. Especially, the driver circuitry includes on-board digital functionalities such as PWM generation, dead time management, auto skew and configurable switching transition delays for optimal voltage inverter leg switching transitions. The whole driver circuitry can be configured and operated in real time mode thanks to an isolated I2C communication interface. The paper presents the architecture, details the characteristics of some functionalities and provides preliminary results related to low side - high side bidirectional communication.
机译:本文介绍了开发,原型和表征逆变腿的栅极驱动电路的工作,全部集成在两个ASIC中,一个用于低侧功率装置,第二个是驱动高侧装置。所提出的配置集成在一个低端 - 高侧栅极驱动器提供,双向通信接口以及几个原始功能中。栅极驱动器电路基于级联架构,可防止EMI传播。特别地,驱动器电路包括板载数字功能,例如PWM生成,死区时间管理,自动偏斜和可配置的开关转换延迟,用于最佳电压逆变器腿部切换转换。由于孤立的I2C通信接口,可以在实时模式下配置和操作整个驱动器电路。本文介绍了架构,详细介绍了一些功能的特征,并提供了与低侧面 - 高侧双向通信相关的初步结果。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号