The advent of deep sub-micron technologies has created a number of problems for existing design methodologies. Most prominent among them is the problem of timing closure, whereby design time is dramatically increased due to iterations between gate-level synthesis and physical design. It is well known that the heart of this problem lies in the use of wireload models based on wirelength statistics from legacy designs. Some technology projections in have suggested that wireload models will remain effective to block sizes on the order of 50k gates. This suggests that synthesis will not have to be changed much since this is approximately the maximum size for which logic synthesis is effective. However, our analyses on production designs show that the problem is not quite so straightforward, and the efficacy of synthesis using wireload models depends upon technology data as well as specific characteristics of the design. We analyze these effects and dependencies in detail in this paper, and draw someconclusions about the amount of physical information that is required for synthesis to be effective. Finally, we discuss the implications on hierarchical design flows, and propose a solution via physical prototyping.
机译:系统代码不确定性分析中的输入不确定性:基于CET(联合效应测试)的物理模型不确定性量化
机译:克服预测建模和不确定性量化的维度诅咒
机译:克服预测建模和不确定性量化的维度诅咒
机译:在物理设计过程中克服线载模型的不确定性
机译:克服纳米级集成电路中的物理设计挑战
机译:座谈会论文自适应代理情报和新兴人类组织:通过基于代理的建模捕获复杂性:使用Ascape克服基于代理的建模中的设计和开发挑战
机译:在物理数据库设计中建模不确定性