Modeling of jitter in bang-bang clock and data recovery circuits

摘要

This paper presents an approach to analyzing bang-bang CDR loops, predicting performance aspects such as jitter transfer, jitter tolerance, jitter generation, and the bit error rate. A 1-Gb/s CDR circuit realized in 0.35-/spl mu/m CMOS technology validates the theoretical results.