首页> 外文会议>2018 International Conference on Advances in Computing, Communication Control and Networking >Low Transistor Count Storage Elements and their Performance Comparison
【24h】

Low Transistor Count Storage Elements and their Performance Comparison

机译:低晶体管数存储元件及其性能比较

获取原文
获取原文并翻译 | 示例

摘要

In the paper, four existing commonly referred master slave single-edge-triggered storage designs are analyzed. A detailed comparison of the designs is presented in this work on the basis of speed, power, transistor count and PDP. Due to continuous scaling of transistors and increasing requirement of portable equipment, power reduction is of main concern. For design of sequential circuits, flip-flops play very important role. All simulations of flip-flops are done using T-Spice in 32nm technology. Among all flip-flops compared, HPFF is best suited for low power applications and FFIP is best suited for high speed applications.
机译:在本文中,分析了四个现有的通常称为主从从单边触发存储设计。在这项工作中,基于速度,功率,晶体管数和PDP对设计进行了详细的比较。由于晶体管的不断缩小和便携式设备的需求增加,降低功耗是主要关注的问题。对于时序电路的设计,触发器起着非常重要的作用。触发器的所有仿真都是使用32nm技术中的T-Spice完成的。在所有比较的触发器中,HPFF最适合低功耗应用,FFIP最适合高速应用。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号