首页>
外国专利>
METHOD AND SYSTEM FOR GENERATING LAYOUT DIAGRAM FOR SEMICONDUCTOR DEVICE HAVING ENGINEERING CHANGE ORDER (ECO) CELLS
METHOD AND SYSTEM FOR GENERATING LAYOUT DIAGRAM FOR SEMICONDUCTOR DEVICE HAVING ENGINEERING CHANGE ORDER (ECO) CELLS
展开▼
机译:用于生成具有工程变化顺序(ECO)单元的半导体器件布局图的方法和系统
展开▼
页面导航
摘要
著录项
相似文献
摘要
A method for manufacturing a semiconductor device to which corresponds a layout diagram stored on a non-transitory computer-readable medium. The method includes generating the layout diagram using an electronic design system (EDS), the EDS including at least one processor and at least one memory including computer program code for one or more programs are configured to cause the EDS to execute the generating. Testing the semiconductor device. Revising, the layout diagram, based on testing results indicative of selected standard functional cells in the layout diagram which merit modification or replacement. Programming one or more of the ECO cells which correspond to the one or more selected standard functional cells resulting in one or more programmed ECO cells. Routing the one or more programmed ECO cells correspondingly to at least one of the selected standard functional cells or to one or more other ones of the standard functional cells.
展开▼