CONNECTION ARRANGEMENT FOR BUILDING UP A PROGRAMMABLE INSTRUCTION PROCESSING UNIT PRODUCING DRIVING AND EXPECTED DATA SIGNAL SERIES FOR FUNCTIONAL TESTING OF HIGH CAPACITY SEMICONDUCTOR MEMORY CIRCUITS, PREFERABLY AN ALGORITHMIC SAMPLE SIGNAL PROCESSOR