首页>
外国专利>
Method and system for executing a context-altering instruction without performing a context-synchronization operation within high- performance processors
Method and system for executing a context-altering instruction without performing a context-synchronization operation within high- performance processors
展开▼
机译:在高性能处理器内执行上下文更改指令而不执行上下文同步操作的方法和系统
展开▼
页面导航
摘要
著录项
相似文献
摘要
A method and system for executing a context-altering instruction within a processor are disclosed. The processor has a superscalar architecture that includes multiple pipelines, buffers, registers, and execution units. The processor also includes a machine state register for identifying a context of the processor, and a shadow machine state register in conjunction with the machine state register. During operation, a first state of the machine state register is copied to the shadow machine state register. Instructions are executed in accordance with a context identified by the first state of the machine state register. The first state of the shadow machine state register is subsequently altered to a second state in response to decoding a context- altering instruction. The context-altering instruction and subsequent instructions are then executed in accordance with the second state of the shadow machine state register. Finally, the first state of the machine state register is altered to the second state in response to a completion of the context- altering instruction. As a result context synchronization operations are avoided.
展开▼