首页>
外国专利>
In-situ SiON deposition/bake/TEOS deposition process for reduction of defects in interlevel dielectric for integrated circuit interconnects
In-situ SiON deposition/bake/TEOS deposition process for reduction of defects in interlevel dielectric for integrated circuit interconnects
展开▼
机译:用于减少集成电路互连的层间电介质中缺陷的原位SiON沉积/烘烤/ TEOS沉积工艺
展开▼
页面导航
摘要
著录项
相似文献
摘要
An interlevel dielectric including a tetraethyl orthosilicate (TEOS) oxide and a silicon oxynitride (SiON) etch stop layer is formed for use in integrated circuit fabrication. A SiON layer is deposited onto a semiconductor substrate which may include transistors and/or interconnect levels. The SiON layer is heated before deposition of the TEOS layer. Heating of the SiON layer greatly reduces the number of defects formed during the TEOS deposition. A highly conformal, high- quality interlevel dielectric is thereby formed.
展开▼