首页>
外国专利>
VLSI layout design jobs scheduling method
VLSI layout design jobs scheduling method
展开▼
机译:VLSI布局设计作业调度方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
A method for automatically running a plurality of interactive programs that are necessary to complete a VLSI design and verification is disclosed. Layout data is completed and saved. Multiple programs of the VLSI logic are launched using this data. The submission of design programs (jobs) operate as programs states with each program state having data inputs, data outputs possibly receiving logic inputs and generating logic outputs. The data inputs and data outputs may be conditional in that they were generated from other program states that may not have executed error free. Logic routines generate the logic signals which are logic combinations of the generated logic outputs and these logic signals may be used to launch other program states. Once the method is started, a designer simply corrects errors that occur and then re-starts the design process. The method keeps unconditional outputs of program states and updates conditional outputs and the program states execute until the VLSI design and verification is completed.
展开▼