首页> 外国专利> Semiconductor processing method, method of forming DRAM circuitry, method of depositing a tungsten comprising layer over a substrate, method of forming a transistor gate line over a substrate, method of forming a patterned substantially crystalline Ta2O5 comprising material, and method of forming a capacitor dielectric region comprising substantially crystalline Ta2O5 comprising material

Semiconductor processing method, method of forming DRAM circuitry, method of depositing a tungsten comprising layer over a substrate, method of forming a transistor gate line over a substrate, method of forming a patterned substantially crystalline Ta2O5 comprising material, and method of forming a capacitor dielectric region comprising substantially crystalline Ta2O5 comprising material

机译:半导体处理方法,形成DRAM电路的方法,在衬底上沉积包括钨的层的方法,在衬底上形成晶体管栅极线的方法,形成包括材料的图案化的基本结晶的Ta2O5的方法以及形成电容器电介质的方法包含基本上为晶体的Ta2O5的区域

摘要

In part, disclosed are semiconductor processing methods, methods of depositing a tungsten comprising layer over a substrate, methods of depositing a tungsten nitride comprising layer over a substrate, methods of depositing a tungsten silicide comprising layer over a substrate, methods of forming a transistor gate line over a substrate, methods of forming a patterned substantially crystalline Ta2O5 comprising material, and methods of forming a capacitor dielectric region comprising substantially crystalline Ta2O5 comprising material. In one implementation, a semiconductor processing method includes forming a substantially amorphous Ta2O5 comprising layer over a semiconductive substrate. The layer is exposed to WF6 under conditions effective to etch substantially amorphous Ta2O5 from the substrate. In one implementation, the layer is exposed to WF6 under conditions effective to both etch substantially amorphous Ta2O5 from the substrate and deposit a tungsten comprising layer over the substrate during the exposing.
机译:部分公开了半导体加工方法,在衬底上方沉积包括钨的层的方法,在衬底上方沉积包括氮化钨的层的方法,在衬底上方沉积包括硅化钨的层的方法,形成晶体管栅极的方法线在基板上,形成图案化的基本结晶的包含Ta 2 O 5 的材料的方法以及形成包括基本结晶的Ta 2 < / Sub> O 5 包含的材料。在一种实施方式中,一种半导体处理方法包括在半导体衬底上形成基本上非晶的包含Ta 2 O 5 的层。该层在有效地从基板上蚀刻基本上非晶的Ta 2 O 5 的条件下暴露于WF 6 。在一个实施方案中,在有效地从衬底上蚀刻基本非晶的Ta 2 O 5 并沉积衬底的条件下,将该层暴露于WF 6 。在曝光期间,在衬底上的含钨的层。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号