首页> 外国专利> SOI substrate having an etch stop layer, and fabrication method thereof, SOI integrated circuit fabricated thereon, and method of fabricating SOI integrated circuit using the same

SOI substrate having an etch stop layer, and fabrication method thereof, SOI integrated circuit fabricated thereon, and method of fabricating SOI integrated circuit using the same

机译:具有蚀刻停止层的SOI衬底,其制造方法,在其上制造的SOI集成电路以及使用其的SOI集成电路的制造方法

摘要

A SOI substrate having an etch stopping layer, a SOI integrated circuit fabricated on the SOI substrate, and a method of fabricating both are provided. The SOI substrate includes a supporting substrate, an etch stopping layer staked on the supporting substrate, a buried oxide layer and a semiconductor layer sequentially stacked on the etch stopping layer. The etch stopping layer preferably has an etch selectivity with respect to the buried oxide layer. A device isolation layer is preferably formed to define active regions. The device isolation, buried oxide and etch-stop layers are selectively removed to form first and second holes exposing the supporting substrate without damaging it. Semiconductor epitaxial layers grown on the exposed supporting substrate therefore have single crystalline structures without crystalline defects. Thus, when impurity regions are formed at surfaces of the epitaxial layers, a high performance PN diode having a superior leakage current characteristic may be formed.
机译:提供了一种具有蚀刻停止层的SOI衬底,在该SOI衬底上制造的SOI集成电路以及两者的制造方法。该SOI衬底包括支撑衬底,设置在该支撑衬底上的蚀刻停止层,掩埋氧化物层和顺序堆叠在该蚀刻停止层上的半导体层。蚀刻停止层优选相对于掩埋氧化物层具有蚀刻选择性。优选地形成器件隔离层以限定有源区。选择性地去除器件隔离层,掩埋的氧化物层和蚀刻停止层,以形成第一和第二孔,从而暴露支撑衬底而不损坏支撑衬底。因此,在暴露的支撑衬底上生长的半导体外延层具有单晶体结构,而没有晶体缺陷。因此,当在外延层的表面上形成杂质区域时,可以形成具有优异的漏电流特性的高性能PN二极管。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号