首页> 外国专利> Current crowding reduction technique for flip chip package technology

Current crowding reduction technique for flip chip package technology

机译:当前用于倒装芯片封装技术的拥挤减少技术

摘要

A current crowding reduction technique involving the uniform displacement of vias around a bump is provided. By uniformly arranging vias around the bump on an integrated circuit, current can uniformly flow to and from the bump, effectively leading to reduced current density around the bump. Further, a method for reducing current crowding around a bump using an uniform arrangement of vias around the bump is provided.
机译:提供了一种电流减少的技术,该技术涉及通孔围绕凸块的均匀位移。通过在集成电路上的凸块周围均匀地布置通孔,电流可以均匀地流入和流出凸块,从而有效地降低了凸块周围的电流密度。此外,提供了一种使用围绕凸块的通孔的均匀布置来减少围绕凸块的电流拥挤的方法。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号