Branch metric unit duplication for high speed decoder FPGA implementation

摘要

A branch metric duplication method substantially reduces interconnection delays. The branch metric duplication method is particularly useful to implement a high speed radix-4 Viterbi decoder targeted for FPGA applications.