Spice to verilog netlist translator and design methods using spice to verilog and verilog to spice translation

摘要

Disclosed is a method for translating a SPICE format circuit description to Verilog format and design method employing Verilog to SPICE and SPICE to Verilog translation, allowing simulation in Verilog or SPICE formats and allowing verification of Verilog to SPICE translation. SPICE to Verilog translation may employ identification of SPICE sub circuits, circuit elements, input signals, and output signals; and translation of these to Verilog format wherein signal names and design hierarchy can be maintained. Circuit element instance names may be translated to Verilog names associated with SPICE instance names. Identification and translated may employ lookup tables, rule sets, specialized filed delimiters, naming conventions, or combinations thereof. An intermediate file of input and output signals may be created. SPICE node names may be converted to Verilog wire definitions.