首页>
外国专利>
System and method for statistical modeling and statistical timing analysis of integrated circuits
System and method for statistical modeling and statistical timing analysis of integrated circuits
展开▼
机译:集成电路的统计建模和统计时序分析的系统和方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
A comprehensive methodology for statistical modeling and timing of integrated circuits and integrated circuit macros is disclosed with a means for efficiently computing the sensitivities of coefficients of gate delay models to sources of variation. These sensitivities are used to determine the probability distribution of the delay and slew of each gate and wire, as well as the correlations between these delays and slews. Finally, these timing models are used in an inventive statistical static timing analysis method to predict the statistical performance of an integrated circuit or integrated circuit macro.
展开▼