首页>
外国专利>
A HIGH VOLTAGE TOLERANT ESD DESIGN FOR ANALOG AND RF APPLICATIONS IN DEEP SUBMICRON CMOS TECHNOLOGIES
A HIGH VOLTAGE TOLERANT ESD DESIGN FOR ANALOG AND RF APPLICATIONS IN DEEP SUBMICRON CMOS TECHNOLOGIES
展开▼
机译:用于深亚微米CMOS技术的模拟和RF应用的耐高压ESD设计
展开▼
页面导航
摘要
著录项
相似文献
摘要
ABSTRACT A HIGH VOLTAGE TOLERANT ES DESIGN FOR ANALOG AND RFAPPLICATIONS TN DEEP SUBMICRON CMOS TECHNOLOGIES The invention describes structures and a process for providing ESD semiconductor protection with reduced input capacitance which has special advantages for high frequency analog pin I/O applications. The structures consist of a first and second NMOS serial pair whose capacitance is shielded from the I/O pin by a serial diode. The first serial pair provide an ESD voltage clamp between the I/O pin and the VGc voltage source. The second pair provides an ESD voltage clamp between the I/O pin and Vss, or ground voltage source. The triggering of both pairs is enhanced by a NMOS device whose gate is dynamically coupled to the ESD energy through capacitance and a RC network. The serial pairs can be used separately to match specific application requirements or used together.,( Fig . 3A)
展开▼