Integrated circuit - arrangement and method for the determination of the parasitic ohmic resistance of at least the feed line at least one memory cell of an integrated circuit - arrangement

摘要

An integrated circuit - arrangement has at least one electronic component as well as at least one hand, with the electronic component and coupled with the monolithically integrated resistor - judging circuit for determining the parasitic ohmic resistance of at least the feed line to the at least one electronic component.