首页> 外国专利> Schottky barrier MOS transistor production or fully depleted silicon-on-insulator type thin silicon film, involves filling dielectric layer in tunnel, and lateral etching of layer to subsist dielectric zone under gate region

Schottky barrier MOS transistor production or fully depleted silicon-on-insulator type thin silicon film, involves filling dielectric layer in tunnel, and lateral etching of layer to subsist dielectric zone under gate region

机译:肖特基势垒MOS晶体管的生产或完全耗尽的绝缘体上硅型薄膜,涉及在隧道中填充介电层,以及横向蚀刻该层以在栅极区域下维持介电区

摘要

The process involves depositing a layer made of silicon-germanium, on an active zone of a silicon substrate (Si). A gate region (5) is formed above a mono-crystalline silicon layer. The silicon-germanium is etched to form a tunnel under the gate region, and a dielectric, e.g. nitride and oxide mixture, layer is filled in the tunnel. The dielectric layer is laterally etched to subsist a dielectric zone under the region. A metal, e.g. platinum and erbium, is deposited at the location of source and drain regions to fill an etched zone of the dielectric layer. An independent claim is also included for a Schottky barrier metal oxide semiconductor (SBMOS) transistor.
机译:该工艺包括在硅衬底(Si)的有源区上沉积由硅锗制成的层。在单晶硅层上方形成栅极区域(5)。蚀刻硅锗以在栅区下方形成隧道,并形成电介质,例如硅。氮化物和氧化物的混合物,层填充在隧道中。横向蚀刻介电层,以在该区域下方包含介电区。金属,例如铂和沉积在源极和漏极区域的位置,以填充介电层的蚀刻区域。肖特基势垒金属氧化物半导体(SBMOS)晶体管也包含独立权利要求。

著录项

相似文献

  • 专利
  • 外文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号