首页> 外国专利> Integrated Circuit Design Meethod, Design Assistance Program and Integrated Circuit Design System Using Such Integrated Circuit Design Method

Integrated Circuit Design Meethod, Design Assistance Program and Integrated Circuit Design System Using Such Integrated Circuit Design Method

机译:使用这种集成电路设计方法的集成电路设计方法,设计辅助程序和集成电路设计系统

摘要

[PROBLEMS] To provide an integrated circuit design method realized as a photomask/photomaskless fusion method wherein a photomask trial method and a photomaskless trial method are fused with each other so as to obtain both a merit of the photomask trial method allowing production of trial chips without producing photomasks and a merit of the photomaskless trial method allowing use of pattern information for a trial production as pattern information for a mass production trial. To provide a design assistance program and an integrated circuit design system used in such an integrated circuit design method. ;[SOLVING MEANS] A trial integrated circuit is produced based on pattern information for a trial production, without using a photomask, under a common design circumstance which can be utilized in both a photomaskless step of producing an integrated circuit based on pattern information without using a photomask and a photomask step of producing an integrated circuit based on pattern information with using a photomask, with the pattern information for the trial production complying with both the photomaskless step and the photomask step. A common pattern information is prepared by evaluating the trial integrated circuit and by modifying the pattern information for the trial production in accordance with results of the evaluation, if necessary, without being modified. A photomask for a mass production is produced by carrying out a formal conversion of the common pattern information, if necessary.
机译:[问题]提供一种实现为光掩模/无光掩模融合方法的集成电路设计方法,其中将光掩模试验方法和无光掩模试验方法彼此融合,从而获得允许生产试验芯片的光掩模试验方法的优点。无需生产光掩模和无光掩模试验方法的优点,允许将用于试生产的图案信息用作用于批量生产试件的图案信息。提供一种在这种集成电路设计方法中使用的设计辅助程序和集成电路设计系统。 ; [解决方案]在不使用光掩模的情况下,在不使用光掩模的情况下,可以在基于图案信息的集成电路的无光掩模工序中,在不使用光掩模的情况下,在不使用光掩模的步骤中进行生产。光掩模和光掩模步骤:使用光掩模基于图案信息生产集成电路,并且用于试生产的图案信息同时符合无光掩模步骤和光掩模步骤。通过评估试验集成电路并通过根据评估结果修改试验产品的模型信息(如果需要的话)来准备通用的模型信息,而无需进行修改。如果需要,可以通过对通用图案信息进行正式转换来生产用于批量生产的光掩模。

著录项

  • 公开/公告号US2007266365A1

    专利类型

  • 公开/公告日2007-11-15

    原文格式PDF

  • 申请/专利权人 HIROSHI KAWAMOTO;

    申请/专利号US20050588956

  • 发明设计人 HIROSHI KAWAMOTO;

    申请日2005-02-10

  • 分类号G06F17/50;

  • 国家 US

  • 入库时间 2022-08-21 20:14:31

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号