COMMON MODE FEEDBACK CIRCUIT SUPPORTING DUAL DATA RATE, PROGRAMMABLE GAIN AMPLIFIER HAVING THE SAME, AND IMAGE SENSOR HAVING THE PROGRAMMABLE GAIN AMPLIFIER

摘要

A common mode feedback circuit includes a first capacitor connected between a common mode feedback terminal and a first output terminal, a second capacitor connected between the common mode feedback terminal and a second output terminal, a first cell having a third capacitor sharing charges with the first capacitor and a fourth capacitor sharing charges with the second capacitor in response to a first clock control signal, and a second cell having a fifth capacitor sharing charges with the first capacitor and a sixth capacitor sharing charges with the second capacitor in response to a second clock control signal. The first clock control signal and the second clock control signal have respective logic states that do not overlap in time.