首页> 外国专利> Low latency integer divider and integration with floating point divider and method

Low latency integer divider and integration with floating point divider and method

机译:低延迟整数除法器以及与浮点除法器和方法的集成

摘要

A method and device divides a dividend by a divisor, the dividend and the divisor both being integers. The method and device determine a maximum possible number of quotient digits (NDQ) based on a number of significant digits of the divisor and the dividend, normalizes the dividend and divisor, and calculates NDQ number of quotient digits from the normalized divisor and dividend.
机译:一种方法和装置将除数除以除数,该除数和除数均为整数。该方法和设备基于除数和被除数的有效位数确定最大可能的商位数(NDQ),对除数和除数进行归一化,并从归一化的除数和除数计算商数的NDQ数。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号