首页>
外国专利>
AN ADAPTIVE KEEPER CIRCUIT TO CONTROL DOMINO LOGIC DYNAMIC CIRCUITS USING RATE SENSING TECHNIQUE
AN ADAPTIVE KEEPER CIRCUIT TO CONTROL DOMINO LOGIC DYNAMIC CIRCUITS USING RATE SENSING TECHNIQUE
展开▼
机译:使用速率传感技术的自适应开普电路来控制多米诺逻辑动态电路
展开▼
页面导航
摘要
著录项
相似文献
摘要
The present invention provides an adaptive keeper circuit to control Domino Logic Dynamic Circuits using Rate Sensing Technique to provide reduced contention and efficient process tracking at given noise robustness with less overhead in area, power and delay, said adaptive keeper comprising, keeper PMOS transistor (M1), wherein the drain of M1 is connected to wide AND-OR logic circuit; the rate controller consisting of reference rate transistor (M4), feedback PMOS transistor (M2), feedback shutoff transistor (M5), clock shutoff transistor (M6), pre-charge PMOS transistor (M3), wherein the input of the rate controller is directly connected to drain of the keeper PMOS (M1) and the output of the rate controller is directly connected to the gate of the PMOS keeper (M1),
展开▼