首页>
外国专利>
Blocking layers for leakage current reduction in DRAM devices
Blocking layers for leakage current reduction in DRAM devices
展开▼
机译:降低DRAM器件泄漏电流的阻挡层
展开▼
页面导航
摘要
著录项
相似文献
摘要
A method for forming a DRAM MIM capacitor stack having low leakage current involves the use of a first electrode that serves as a template for promoting the high k phase of a subsequently deposited dielectric layer. The high k dielectric layer comprises a doped material that can be crystallized after a subsequent annealing treatment. An amorphous blocking is formed on the dielectric layer. The thickness of the blocking layer is chosen such that the blocking layer remains amorphous after a subsequent annealing treatment. A second electrode layer compatible with the blocking layer is formed on the blocking layer.
展开▼