首页>
外国专利>
Methods for construction and optimization of a clock tree plan for reduced power consumption
Methods for construction and optimization of a clock tree plan for reduced power consumption
展开▼
机译:用于降低功耗的时钟树计划的构建和优化方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
In one embodiment of the invention, a method of physical clock topology planning for designing integrated circuits is disclosed. The method includes reading an initial placed netlist of an integrated circuit design and a floorplan of the integrated circuit design, analyzing the integrated circuit design to determine potential enable signals to gate clock signals that clock the plurality of flip flops to reduce power consumption; simultaneously optimizing and placing the clock enable logic gates to gate clock signals to the plurality of flip flops; and minimizing timing variation of the clock signals to the plurality of flip flops.
展开▼