首页>
外国专利>
Co-simulation methodology to address performance and runtime challenges of gate level simulations with, SDF timing using emulators
Co-simulation methodology to address performance and runtime challenges of gate level simulations with, SDF timing using emulators
展开▼
机译:使用仿真器通过SDF时序来解决门级仿真的性能和运行时挑战的协同仿真方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
The present patent document relates to a method and apparatus for more efficiently simulating a circuit design (DUT), making use of a hardware functional verification device such as a processor-based emulator. A set of linked databases are compiled for the DUT, one for hardware emulation (without timing information for the DUT) and one for software simulation (including timing information) that remain synchronized during runtime. The compiled design is run in a hardware emulator during an initialization/configuration phase and the state saved. The state is then swapped to a software simulator where timing information, such as SDF timing, may be honored during the second part of the run and the user's test bench stimuli applied to the design.
展开▼