首页>
外国专利>
Instruction and logic for multiplier selectors for merging math functions
Instruction and logic for multiplier selectors for merging math functions
展开▼
机译:用于合并数学函数的乘法器选择器的指令和逻辑
展开▼
页面导航
摘要
著录项
相似文献
摘要
A processor includes a front end with logic to identify a multiplier, multiplicand, and mathematical mode based upon an instruction. The processor also includes a multiplier circuit to apply Booth encoding to multiply the multiplier and multiplicand. The multiplier circuit includes circuitry to determine leftmost and rightmost partial products of multiplying the multiplier and multiplicand using Booth encoding. The circuitry includes a most significant bit (MSB) array and least significant bit (LSB) array corresponding to the multiplier. The multiplier circuit also includes logic to selectively enable selectors of the circuitry to find partial products based upon the mathematical mode of the instruction.
展开▼