首页> 外国专利> FPGA SYSTEM AND METHOD FOR R-LANGUAGE-BASED PROCESSING OF BIG DATA

FPGA SYSTEM AND METHOD FOR R-LANGUAGE-BASED PROCESSING OF BIG DATA

机译:基于R语言的大数据处理的FPGA系统和方法

摘要

Disclosed are a field-programmable gate array (FPGA) system and a method for R-language-based processing of big data. The present invention comprises: an R-language/FPGA-dedicated interface module; and an FPGA processing module for calculating FPGA-processed data by carrying out calculations by means of an FPGA for FPGA-grouped data received from an FPGA interface unit, and transmitting the calculated FPGA-processed data to the FPGA interface unit, wherein the R-language/FPGA-dedicated interface module comprises: an R-language interface unit for receiving R-language-based code and data from an R-language processing apparatus for processing big data, and transmitting FPGA-processed data calculated by means of an FPGA to the R-language processing apparatus; a code analysis/data grouping unit for grouping, by analyzing the R-language-based code received from the R-language interface unit, FPGA-grouped data, from among the received data, for which hardware calculation is to be carried out, receiving FPGA-processed data corresponding to the FPGA-calculated value for the grouped FPGA-grouped data, and transmitting the received FPGA-processed data to the R-language interface unit; and the FPGA interface unit for transmitting the FPGA-grouped data grouped by the code analysis/data grouping unit, and receiving the FPGA-processed data corresponding to the FPGA-calculated value for the FPGA-grouped data so as to transmit to the code analysis/data grouping unit.
机译:公开了一种现场可编程门阵列(FPGA)系统和一种用于基于R语言的大数据处理的方法。本发明包括:R语言/ FPGA专用接口模块; FPGA处理模块,用于通过FPGA对从FPGA接口单元接收的FPGA分组数据进行计算,并将计算出的FPGA处理数据传输至FPGA接口单元,从而计算FPGA处理数据。语言/ FPGA专用接口模块包括:R语言接口单元,用于从用于处理大数据的R语言处理设备接收基于R语言的代码和数据,并将通过FPGA计算出的FPGA处理后的数据发送至R语言处理设备;代码分析/数据分组单元,用于通过分析从R语言接口单元接收的基于R语言的代码,对要进行硬件计算的接收数据中的FPGA分组数据进行分组,接收与FPGA计算后的值对应的FPGA处理后的数据,用于分组后的FPGA分组后的数据,并将接收到的FPGA处理后的数据发送至R语言接口单元; FPGA接口单元,用于发送由代码分析/数据分组单元分组的FPGA分组数据,并接收与该FPGA分组数据的FPGA计算值相对应的FPGA处理后的数据,以发送至代码分析/数据分组单位。

著录项

  • 公开/公告号WO2017007270A1

    专利类型

  • 公开/公告日2017-01-12

    原文格式PDF

  • 申请/专利权人 UBICOM TECHNOLOGY CO. LTD.;

    申请/专利号WO2016KR07407

  • 发明设计人 KIM BYUNG KYU;

    申请日2016-07-08

  • 分类号G06F17/30;G06F17;G06F17/18;G06F15/78;

  • 国家 WO

  • 入库时间 2022-08-21 13:32:56

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号