首页> 外文OA文献 >A 22nm SoC Platform Technology Featuring 3-D Tri-Gate and High-k/Metal Gate, Optimized for Ultra Low Power, High Performance and High Density SoC Applications

【2h】

A 22nm SoC Platform Technology Featuring 3-D Tri-Gate and High-k/Metal Gate, Optimized for Ultra Low Power, High Performance and High Density SoC Applications

机译：具有3-D Tri-Gate和高k /金属栅极的22nm SoC平台技术，针对超低功耗，高性能和高密度SoC应用进行了优化

页面导航

著录项
相似文献
相关主题

著录项

作者

展开▼
作者单位

展开▼
年度 2013
总页数
原文格式 PDF
正文语种
中图分类

相似文献

外文文献
专利

1. Performance Investigation of Gate Engineered tri-Gate SOI TFETs with Different High-K Dielectric Materials for Low Power Applications [J] . Vimala P., Samuel T. S. Arun, Pandian M. Karthigai Silicon . 2020,第8期

机译：具有不同高k电介质材料的闸门工程三门SOI TFET的性能研究
2. 3-D Analytical Modeling of Triple Metal Tri-Gate Graded Channel High-k SON TFET for Improved Performance [J] . Dash Dinesh Kumar, Saha Priyanka, Sarkar Subir Kumar Silicon . 2020,第9期

机译：三金属三栅极分级频道高k儿子TFET的3-D分析建模，提高性能
3. A 50-nm CMOS technology for high-speed, low-power, and RF applications in 100-nm node SoC platform [J] . K. Ohnishi, R. Tsuchiya, T. Yamauchi, 電子情報通信学会技術研究報告. シリコン材料·デバイス. Silicon Devices and Materials . 2001,第573期

机译：用于100nm节点SoC平台中的高速，低功耗和RF应用的50nm CMOS技术
4. A 22nm SoC platform technology featuring 3-D tri-gate and high-k/metal gate, optimized for ultra low power, high performance and high density SoC applications [C] . Jan C.-H., Bhattacharya U., Brain R., IEEE International Electron Devices Meeting . 2012

机译：具有3D三栅极和高k /金属栅极的22nm SoC平台技术，针对超低功耗，高性能和高密度SoC应用进行了优化
5. Technology breakthroughs in high performance metal-oxide-semiconductor devices for ultra-high density, low power non-volatile memory applications [D] . Hong, Augustin Jinwoo 2010

机译：用于超高密度，低功耗非易失性存储应用的高性能金属氧化物半导体器件的技术突破
6. Gallium Nitride (GaN) High-Electron-Mobility Transistors with Thick Copper Metallization Featuring a Power Density of 8.2 W/mm for Ka-Band Applications [O] . Y. C. Lin, S. H. Chen, P. H. Lee, 2020

机译：具有厚铜金属化特性的氮化镓（GaN）高电子迁移率晶体管用于Ka波段应用的功率密度为8.2 W / mm
7. A 22nm High Performance and Low-Power CMOS Technology Featuring Fully-Depleted Tri-Gate Transistors, Self-Aligned Contacts and High Density MIM Capacitors [O] . 2016

机译：采用全耗尽三栅极晶体管，自对准触点和高密度mIm电容器的22nm高性能和低功耗CmOs技术
8. Development and Testing of an Ultra Low Power System-On-Chip (SOC) Platform for Marine Mammal Tags and Passive Acoustic Signal Processing. [R] . Calhoun, B. H., Otis, B., Mann, D. 2014

机译：开发和测试用于海洋哺乳动物标签和被动声学信号处理的超低功耗片上系统（sOC）平台。

A 22nm SoC Platform Technology Featuring 3-D Tri-Gate and High-k/Metal Gate, Optimized for Ultra Low Power, High Performance and High Density SoC Applications

著录项

相似文献

相关主题

期刊订阅