首页>
外文OA文献
>High bandwidth memory interface design based on DDR3 SDRAM and FPGA
【2h】
High bandwidth memory interface design based on DDR3 SDRAM and FPGA
展开▼
机译:基于DDR3 SDRAM和FPGA的高带宽存储器接口设计
展开▼
免费
页面导航
摘要
著录项
相似文献
相关主题
摘要
This work presented the high bandwidth memory interface design based on DDR3 SDRAM using external memory IP core provided by FPGA devices. The structure and configuration of IP core was introduced and the simulation on soft and hard IP was carried out with the access controller designed. The maximum transmission bandwidth of the memory interface based on the soft and hard IP respectively reached 19.2Gbps and 25.6Gbps. Finally, the reliability of the interface controller was verified by downloading the program to the DAQ board and observing the internal signals.
展开▼