STEADY STATE AND TRANSIENT ANALYSIS OF A DIGITAL BIT-SYNCHRONIZATION PHASE-LOCKED LOOP,

摘要

A digital bit-synchronization phase-locked loop employing binary phase error quantization and sequential loop filtering is described. Steady state and transient performance is analyzed in the presence of white Gaussian noise. Bit error rates and effective loop bandwidths are also given. (Author)