机译:A Leakage Efficient Instruction TLB Design for Embedded Processors
The authors are with the Faculty of Science and Technology, Keio University, Yokohama-shi, 223-0061 Japan.;
The authors are with the Department of Computer and Information Sciences, Tokyo University of Agriculture and Technology, Koganei-shi, 184-8588 Japan;