...
机译:Parasitic Capacitance Modeling of Si-Bulk FinFET-Based pMOS
School of Information Science and Technology, ShanghaiTech University, Shanghai, China;
Parasitic capacitance; FinFETs; Logic gates; Analytical models; Capacitors; Computational modeling; Computer architecture;