首页>外文会议>计算机、自动化>IFIP 200; IFIP(International Federation for Information Processing) TC 10/WG 10.5 International Conference on Very Large Scale Integration of System on Chip(VLSI-SoC 2003); ;

IFIP 200; IFIP(International Federation for Information Processing) TC 10/WG 10.5 International Conference on Very Large Scale Integration of System on Chip(VLSI-SoC 2003); ;

召开年：
召开地：
出版时间：-

会议文集：-

会议论文

热门论文

全部论文

最新会议

更多>>

全选（0）

1.DYNAMIC MODELS FOR SUBSTRATE COUPLING IN MIXED-MODE SYSTEMS

机译：混合模式系统中基体耦合的动力学模型
- 作者：Joao M. S.Silva;Luis Miguel Silveira
- 会议名称：《IFIP 200; IFIP(International Federation for Information Processing) TC 10/WG 10.5 International Conference on Very Large Scale Integration of System on Chip(VLSI-SoC 2003); ;》 | 2003年
2.EVALUATION METHODOLOGY FOR SINGLE ELECTRON ENCODED THRESHOLD LOGIC GATES

机译：单电子编码阈值逻辑门的评估方法
- 作者：Casper Lageweg;Sorin Cotofana;Stamatis Vassiliadis
- 会议名称：《IFIP 200; IFIP(International Federation for Information Processing) TC 10/WG 10.5 International Conference on Very Large Scale Integration of System on Chip(VLSI-SoC 2003); ;》 | 2003年
- SET;
- single electron technology;
- single electron encoded logic;
- threshold gates;
3.ASYNCHRONOUS INTEGRATION OF COARSEGRAINED RECONFIGURABLE XPP-ARRAYS INTO PIPELINED RISC PROCESSOR DATAPATH

机译：粗粒度可重新配置的XPP数组异步集成到管线化的RISC处理器数据路径中
- 作者：Juergen Becker;Alexander Thomas;Maik Scheer
- 会议名称：《IFIP 200; IFIP(International Federation for Information Processing) TC 10/WG 10.5 International Conference on Very Large Scale Integration of System on Chip(VLSI-SoC 2003); ;》 | 2003年
- reconfigurable datapath;
- XPP architecture;
- LEON processor;
4.SOFTWARE-BASED TEST FOR NONPROGRAMMABLE CORES IN BUS-BASED SYSTEM-ON-CHIP ARCHITECTURES

机译：基于软件的总线式片上系统体系结构中不可编程的测试
- 作者：Alexandra M. Amory;Leandro A. Oliveira;Fernando G. Moraes
- 会议名称：《IFIP 200; IFIP(International Federation for Information Processing) TC 10/WG 10.5 International Conference on Very Large Scale Integration of System on Chip(VLSI-SoC 2003); ;》 | 2003年
- SoC test;
- software-based test;
- computer aided test (CAT);
- LFSR reseeding;
5.OPTIMIZING SOC TEST RESOURCES USING DUAL SEQUENCES

机译：使用双序列优化SOC测试资源
- 作者：Wei Zou;Chris C.N. Chu;Sudhakar M. Reddy;Irith Pomeranz
- 会议名称：《IFIP 200; IFIP(International Federation for Information Processing) TC 10/WG 10.5 International Conference on Very Large Scale Integration of System on Chip(VLSI-SoC 2003); ;》 | 2003年
6.EFFECT OF POWER OPTIMIZATIONS ON SOFT ERROR RATE

机译：功率优化对软错误率的影响
- 作者：Vijay Degalahal;R. Ramanarayanan;Narayanan Vijaykrishnan;Y. Xie;M. J. Irwin
- 会议名称：《IFIP 200; IFIP(International Federation for Information Processing) TC 10/WG 10.5 International Conference on Very Large Scale Integration of System on Chip(VLSI-SoC 2003); ;》 | 2003年
- low power VLSI;
- power optimizations;
- soft errors;
- single event upset;
- reliability;
- noise immunity;
7.ON-CHIP PROPERTY VERIFICATION USING ASSERTION PROCESSORS

机译：使用声明处理器进行片上属性验证
- 作者：Jose Augusto M. Nacif;Claudionor Nunes Coelho Jr.;Harry Foster;Flavio Miana de Paula;Edjard Mota;Marcia Roberta Falcao Mota;Antonio Otavio Fernandes
- 会议名称：《IFIP 200; IFIP(International Federation for Information Processing) TC 10/WG 10.5 International Conference on Very Large Scale Integration of System on Chip(VLSI-SoC 2003); ;》 | 2003年
- on-line verification;
- assertion processor;
- assertion-based verification;
8.A NOVEL FULL AUTOMATIC LAYOUT GENERATION STRATEGY FOR STATIC CMOS CIRCUITS

机译：静态CMOS电路的新型全自动布局生成策略
- 作者：Cristiano Lazzari;Cristiano Domingues;Jose Guentzel;Ricardo Reis
- 会议名称：《》 | 2003年
- full automatic custom layout generation;
- layout optimization;
- CMOS circuits;
9.EVALUATION METHODOLOGY FOR SINGLE ELECTRON ENCODED THRESHOLD LOGIC GATES

机译：单电子编码阈值逻辑门的评估方法
- 作者：Casper Lageweg;Sorin Cotofana;Stamatis Vassiliadis
- 会议名称：《IFIP 200; IFIP(International Federation for Information Processing) TC 10/WG 10.5 International Conference on Very Large Scale Integration of System on Chip(VLSI-SoC 2003); ;》 | 2003年
- SET;
- single electron technology;
- single electron encoded logic;
- threshold gates;
10.STUCK-AT-FAULT TESTABILITY OF SPP THREE-LEVEL LOGIC FORMS

机译：SPP三层逻辑表格的故障可卡性
- 作者：Valentina Ciriani;Anna Bernasconi;Rolf Drechsler
- 会议名称：《IFIP 200; IFIP(International Federation for Information Processing) TC 10/WG 10.5 International Conference on Very Large Scale Integration of System on Chip(VLSI-SoC 2003); ;》 | 2003年
- reliability and testing;
- testability;
- design for testability;
- SPP three-level network;
11.SOFTWARE-BASED TEST FOR NONPROGRAMMABLE CORES IN BUS-BASED SYSTEM-ON-CHIP ARCHITECTURES

机译：基于软件的总线式片上系统体系结构中不可编程的测试
- 作者：Alexandra M. Amory;Leandro A. Oliveira;Fernando G. Moraes
- 会议名称：《IFIP 200; IFIP(International Federation for Information Processing) TC 10/WG 10.5 International Conference on Very Large Scale Integration of System on Chip(VLSI-SoC 2003); ;》 | 2003年
- SoC test;
- software-based test;
- computer aided test (CAT);
- LFSR reseeding;
12.GRAY ENCODED ARITHMETIC OPERATORS APPLIED TO FFT AND FIR DEDICATED DATAPATHS

机译：适用于FFT和FIR专用数据路径的灰色编码算术运算符
- 作者：Eduardo A. C. da Costa;Jose C. Monteiro;Sergio Bampi
- 会议名称：《IFIP 200; IFIP(International Federation for Information Processing) TC 10/WG 10.5 International Conference on Very Large Scale Integration of System on Chip(VLSI-SoC 2003); ;》 | 2003年
- hybrid encoding;
- DSP architectures;
- power consumption;
13.HINOC: A HIERARCHICAL GENERIC APPROACH FOR ON-CHIP COMMUNICATION, TESTING AND DEBUGGING OF SOCS

机译：HINOC：SOCS进行片上通信，测试和调试的通用方法
- 作者：Thomas Hollstein;Ralf Ludewig;Heiko Zimmer;Christoph Mager;Simon Hohenstern;Manfred Glesner
- 会议名称：《IFIP 200; IFIP(International Federation for Information Processing) TC 10/WG 10.5 International Conference on Very Large Scale Integration of System on Chip(VLSI-SoC 2003); ;》 | 2003年
- networks-on-chip;
- silicon debug;
- built-in self test;
14.IMPACT OF GATE LEAKAGE ON EFFICIENCY OF CIRCUIT BLOCK SWITCH-OFF SCHEMES

机译：门泄漏对电路分断方案效率的影响
- 作者：Stephan Henzler;Philip Teichmann;Markus Koban;Joerg Berthold;Georg Georgakos;Doris Schmitt-Landsiedel
- 会议名称：《IFIP 200; IFIP(International Federation for Information Processing) TC 10/WG 10.5 International Conference on Very Large Scale Integration of System on Chip(VLSI-SoC 2003); ;》 | 2003年
- MTCMOS;
- ZigZag;
- ZZSCCMOS;
- circuit block switch-off;
- sleep-transistor scheme;
- gate-tunneling;
- GSCMOS;
15.EFFECT OF POWER OPTIMIZATIONS ON SOFT ERROR RATE

机译：功率优化对软错误率的影响
- 作者：Vijay Degalahal;R. Ramanarayanan;Narayanan Vijaykrishnan;Y. Xie;M. J. Irwin
- 会议名称：《IFIP 200; IFIP(International Federation for Information Processing) TC 10/WG 10.5 International Conference on Very Large Scale Integration of System on Chip(VLSI-SoC 2003); ;》 | 2003年
- low power VLSI;
- power optimizations;
- soft errors;
- single event upset;
- reliability;
- noise immunity;
16.AUTOMATED CONVERSION OF SYSTEMC FIXED-POINT DATA TYPES

机译：SYSTEMC不动点数据类型的自动转换
- 作者：Axel G. Braun;Djones V. Lettnin;Joachim Gerlach;Wolfgang Rosenstiel
- 会议名称：《IFIP 200; IFIP(International Federation for Information Processing) TC 10/WG 10.5 International Conference on Very Large Scale Integration of System on Chip(VLSI-SoC 2003); ;》 | 2003年
- fixed-point;
- data type conversion;
- systemC;
- system design;
- hardware synthesis;
17.EXPLORATION OF SEQUENTIAL DEPTH BY EVOLUTIONARY ALGORITHMS

机译：进化算法探索序贯深度
- 作者：Nicole Drechsler;Rolf Drechsler
- 会议名称：《IFIP 200; IFIP(International Federation for Information Processing) TC 10/WG 10.5 International Conference on Very Large Scale Integration of System on Chip(VLSI-SoC 2003); ;》 | 2003年
- verification of sequential circuits;
- evolutionary algorithms;
- simulation based approach;
18.VALIDATION OF ASYNCHRONOUS CIRCUIT SPECIFICATIONS USING IF/CADP

机译：使用IF / CADP验证异步电路规格
- 作者：Dominique Borrione;Menouer Boubekeur;Laurent Mounier;Marc Renaudin;Antoine Siriani
- 会议名称：《IFIP 200; IFIP(International Federation for Information Processing) TC 10/WG 10.5 International Conference on Very Large Scale Integration of System on Chip(VLSI-SoC 2003); ;》 | 2003年
19.HINOC: A HIERARCHICAL GENERIC APPROACH FOR ON-CHIP COMMUNICATION, TESTING AND DEBUGGING OF SOCS

机译：HINOC：SOCS进行片上通信，测试和调试的通用方法
- 作者：Thomas Hollstein;Ralf Ludewig;Heiko Zimmer;Christoph Mager;Simon Hohenstern;Manfred Glesner
- 会议名称：《IFIP 200; IFIP(International Federation for Information Processing) TC 10/WG 10.5 International Conference on Very Large Scale Integration of System on Chip(VLSI-SoC 2003); ;》 | 2003年
- networks-on-chip;
- silicon debug;
- built-in self test;
20.STUCK-AT-FAULT TESTABILITY OF SPP THREE-LEVEL LOGIC FORMS

机译：SPP三层逻辑表格的故障可卡性
- 作者：Valentina Ciriani;Anna Bernasconi;Rolf Drechsler
- 会议名称：《IFIP 200; IFIP(International Federation for Information Processing) TC 10/WG 10.5 International Conference on Very Large Scale Integration of System on Chip(VLSI-SoC 2003); ;》 | 2003年
- reliability and testing;
- testability;
- design for testability;
- SPP three-level network;
21.LOW POWER JAVA PROCESSOR FOR EMBEDDED APPLICATIONS

机译：适用于嵌入式应用的低功耗Java处理器
- 作者：Antonio Carlos S. Beck;Luigi Carro
- 会议名称：《IFIP 200; IFIP(International Federation for Information Processing) TC 10/WG 10.5 International Conference on Very Large Scale Integration of System on Chip(VLSI-SoC 2003); ;》 | 2003年
- Java;
- power consumption;
- stack machines;
22.GRAY ENCODED ARITHMETIC OPERATORS APPLIED TO FFT AND FIR DEDICATED DATAPATHS

机译：适用于FFT和FIR专用数据路径的灰色编码算术运算符
- 作者：Eduardo A. C. da Costa;Jose C. Monteiro;Sergio Bampi
- 会议名称：《IFIP 200; IFIP(International Federation for Information Processing) TC 10/WG 10.5 International Conference on Very Large Scale Integration of System on Chip(VLSI-SoC 2003); ;》 | 2003年
- hybrid encoding;
- DSP architectures;
- power consumption;
23.A NOVEL FULL AUTOMATIC LAYOUT GENERATION STRATEGY FOR STATIC CMOS CIRCUITS

机译：静态CMOS电路的新型全自动布局生成策略
- 作者：Cristiano Lazzari;Cristiano Domingues;Jose Guentzel;Ricardo Reis
- 会议名称：《IFIP 200; IFIP(International Federation for Information Processing) TC 10/WG 10.5 International Conference on Very Large Scale Integration of System on Chip(VLSI-SoC 2003); ;》 | 2003年
- full automatic custom layout generation;
- layout optimization;
- CMOS circuits;
24.RUN-TIME FPGA RECONFIGURATION FOR POWER-/COST-OPTIMIZED REAL-TIME SYSTEMS

机译：针对功耗/成本优化的实时系统的运行时FPGA重新配置
- 作者：Jurgen Becker;Michael Huebner;Michael Ullmann
- 会议名称：《IFIP 200; IFIP(International Federation for Information Processing) TC 10/WG 10.5 International Conference on Very Large Scale Integration of System on Chip(VLSI-SoC 2003); ;》 | 2003年
- virtex FPGA;
- power consumption;
- real-time run-time reconfiguration;
- function and data management;
25.A SWITCHED OPAMP BASED 10 BITS INTEGRATED ADC FOR ULTRA LOW POWER APPLICATIONS

机译：基于开关运算放大器的10位集成ADC，用于超低功耗应用
- 作者：Giuseppe Bonfini;Andrea S. Brogna;Roberto Saletti;Cristian Garbossa;Luca Colombini;Maurizio Bacci;Stefania Chicca;Franco Bigongiari
- 会议名称：《IFIP 200; IFIP(International Federation for Information Processing) TC 10/WG 10.5 International Conference on Very Large Scale Integration of System on Chip(VLSI-SoC 2003); ;》 | 2003年
- ultra low power;
- biomedical implantable applications;
- switched OpAmp;
- analog to digital converter;
26.EXPLORING THE CAPABILITIES OF RECONFIGURABLE HARDWARE FOR OFDM-BASED WLANS

机译：探索基于OFDM的可重构硬件的功能
- 作者：Thilo Pionteck;Lukusa D. Kabulepa;Manfred Glesner
- 会议名称：《IFIP 200; IFIP(International Federation for Information Processing) TC 10/WG 10.5 International Conference on Very Large Scale Integration of System on Chip(VLSI-SoC 2003); ;》 | 2003年
- reconfigurable hardware;
- OFDM;
- digital baseband;
27.IMPACT OF GATE LEAKAGE ON EFFICIENCY OF CIRCUIT BLOCK SWITCH-OFF SCHEMES

机译：门泄漏对电路分断方案效率的影响
- 作者：Stephan Henzler;Philip Teichmann;Markus Koban;Joerg Berthold;Georg Georgakos;Doris Schmitt-Landsiedel
- 会议名称：《IFIP 200; IFIP(International Federation for Information Processing) TC 10/WG 10.5 International Conference on Very Large Scale Integration of System on Chip(VLSI-SoC 2003); ;》 | 2003年
- MTCMOS;
- ZigZag;
- ZZSCCMOS;
- circuit block switch-off;
- sleep-transistor scheme;
- gate-tunneling;
- GSCMOS;
28.A SWITCHED OPAMP BASED 10 BITS INTEGRATED ADC FOR ULTRA LOW POWER APPLICATIONS

机译：基于开关运算放大器的10位集成ADC，用于超低功耗应用
- 作者：Giuseppe Bonfini;Andrea S. Brogna;Roberto Saletti;Cristian Garbossa;Luca Colombini;Maurizio Bacci;Stefania Chicca;Franco Bigongiari
- 会议名称：《IFIP 200; IFIP(International Federation for Information Processing) TC 10/WG 10.5 International Conference on Very Large Scale Integration of System on Chip(VLSI-SoC 2003); ;》 | 2003年
- ultra low power;
- biomedical implantable applications;
- switched OpAmp;
- analog to digital converter;
29.EXPLORATION OF SEQUENTIAL DEPTH BY EVOLUTIONARY ALGORITHMS

机译：进化算法探索序贯深度
- 作者：Nicole Drechsler;Rolf Drechsler
- 会议名称：《IFIP 200; IFIP(International Federation for Information Processing) TC 10/WG 10.5 International Conference on Very Large Scale Integration of System on Chip(VLSI-SoC 2003); ;》 | 2003年
- verification of sequential circuits;
- evolutionary algorithms;
- simulation based approach;
30.AUTOMATED CONVERSION OF SYSTEMC FIXED-POINT DATA TYPES

机译：SYSTEMC不动点数据类型的自动转换
- 作者：Axel G. Braun;Djones V. Lettnin;Joachim Gerlach;Wolfgang Rosenstiel
- 会议名称：《IFIP 200; IFIP(International Federation for Information Processing) TC 10/WG 10.5 International Conference on Very Large Scale Integration of System on Chip(VLSI-SoC 2003); ;》 | 2003年
- fixed-point;
- data type conversion;
- systemC;
- system design;
- hardware synthesis;
31.ASYNCHRONOUS INTEGRATION OF COARSEGRAINED RECONFIGURABLE XPP-ARRAYS INTO PIPELINED RISC PROCESSOR DATAPATH

机译：粗粒度可重新配置的XPP数组异步集成到管线化的RISC处理器数据路径中
- 作者：Juergen Becker;Alexander Thomas;Maik Scheer
- 会议名称：《IFIP 200; IFIP(International Federation for Information Processing) TC 10/WG 10.5 International Conference on Very Large Scale Integration of System on Chip(VLSI-SoC 2003); ;》 | 2003年
- reconfigurable datapath;
- XPP architecture;
- LEON processor;
32.DYNAMIC MODELS FOR SUBSTRATE COUPLING IN MIXED-MODE SYSTEMS

机译：混合模式系统中基体耦合的动力学模型
- 作者：Joao M. S.Silva;Luis Miguel Silveira
- 会议名称：《IFIP 200; IFIP(International Federation for Information Processing) TC 10/WG 10.5 International Conference on Very Large Scale Integration of System on Chip(VLSI-SoC 2003); ;》 | 2003年
33.EXPLORING THE CAPABILITIES OF RECONFIGURABLE HARDWARE FOR OFDM-BASED WLANS

机译：探索基于OFDM的可重构硬件的功能
- 作者：Thilo Pionteck;Lukusa D. Kabulepa;Manfred Glesner
- 会议名称：《IFIP 200; IFIP(International Federation for Information Processing) TC 10/WG 10.5 International Conference on Very Large Scale Integration of System on Chip(VLSI-SoC 2003); ;》 | 2003年
- reconfigurable hardware;
- OFDM;
- digital baseband;
34.VALIDATION OF ASYNCHRONOUS CIRCUIT SPECIFICATIONS USING IF/CADP

机译：使用IF / CADP验证异步电路规格
- 作者：Dominique Borrione;Menouer Boubekeur;Laurent Mounier;Marc Renaudin;Antoine Siriani
- 会议名称：《IFIP 200; IFIP(International Federation for Information Processing) TC 10/WG 10.5 International Conference on Very Large Scale Integration of System on Chip(VLSI-SoC 2003); ;》 | 2003年
35.LOW POWER JAVA PROCESSOR FOR EMBEDDED APPLICATIONS

机译：适用于嵌入式应用的低功耗Java处理器
- 作者：Antonio Carlos S. Beck;Luigi Carro
- 会议名称：《IFIP 200; IFIP(International Federation for Information Processing) TC 10/WG 10.5 International Conference on Very Large Scale Integration of System on Chip(VLSI-SoC 2003); ;》 | 2003年
- Java;
- power consumption;
- stack machines;
36.RUN-TIME FPGA RECONFIGURATION FOR POWER-/COST-OPTIMIZED REAL-TIME SYSTEMS

机译：针对功耗/成本优化的实时系统的运行时FPGA重新配置
- 作者：Jurgen Becker;Michael Huebner;Michael Ullmann
- 会议名称：《IFIP 200; IFIP(International Federation for Information Processing) TC 10/WG 10.5 International Conference on Very Large Scale Integration of System on Chip(VLSI-SoC 2003); ;》 | 2003年
- virtex FPGA;
- power consumption;
- real-time run-time reconfiguration;
- function and data management;
37.ON-CHIP PROPERTY VERIFICATION USING ASSERTION PROCESSORS

机译：使用声明处理器进行片上属性验证
- 作者：Jose Augusto M. Nacif;Claudionor Nunes Coelho Jr.;Harry Foster;Flavio Miana de Paula;Edjard Mota;Marcia Roberta Falcao Mota;Antonio Otavio Fernandes
- 会议名称：《IFIP 200; IFIP(International Federation for Information Processing) TC 10/WG 10.5 International Conference on Very Large Scale Integration of System on Chip(VLSI-SoC 2003); ;》 | 2003年
- on-line verification;
- assertion processor;
- assertion-based verification;
38.OPTIMIZING SOC TEST RESOURCES USING DUAL SEQUENCES

机译：使用双序列优化SOC测试资源
- 作者：Wei Zou;Chris C.N. Chu;Sudhakar M. Reddy;Irith Pomeranz
- 会议名称：《IFIP 200; IFIP(International Federation for Information Processing) TC 10/WG 10.5 International Conference on Very Large Scale Integration of System on Chip(VLSI-SoC 2003); ;》 | 2003年