首页>外文会议>European Solid‐State Circuits Conference

European Solid‐State Circuits Conference

召开年：2014
召开地：Venezia Lido(IT)
出版时间：-

会议文集：-

会议论文

热门论文

全部论文

全选（0）

1.A multi-band Rel9 WCDMA/HSDPA/TDD LTE and FDD LTE transceiver with envelope tracking

机译：具有包络跟踪的多频段Rel9 WCDMA / HSDPA / TDD LTE和FDD LTE收发器
- 作者：Tadjpour S.;Rossi P.;Romano L.;Chokkalingam R.;Firouzkouhi H.;Shi F.;Leroux M.;Gerna D.;Venca A.;Vasa J.;Ramachandran B.;Brunn B.;Pirola A.;Ottini D.;Milani A.;Sacchi E.;Behera M.;Chen X.;Decanis U.;Tedeschi M.;DalToso S.;Eyssa W.;Cakir C.;Prakash C.;He Y.;Damavandi N.;Srinivasan R.;Shum D.;Fan X.;Yu C.;Pehlivanoglu E.;Zarei H.;Loke A.;Uehara G.;Castello R.;Song Y.
- 会议名称：《European Solid‐State Circuits Conference》 | 2014年
- Bandwidth;
- Mixers;
- Multiaccess communication;
- Noise;
- Phase locked loops;
- Receivers;
- Transceivers;
2.A 0.2nJ/pixel 4K 60fps Main-10 HEVC decoder with multi-format capabilities for UHD-TV applications

机译：具有0.2nJ /像素4K 60fps Main-10 HEVC解码器，具有多种格式，适用于UHD-TV应用
- 作者：Ju Chi-Cheng;Liu Tsu-Ming;Chang Yung-Chang;Wang Chih-Ming;Lin Hue-Min;Cheng Chia-Yun;Chen Chun-Chia;Chiu Min-Hao;Wang Sheng-Jen;Chao Ping;Hu Meng-Jye;Yeh Fu-Chun;Chuang Shun-Hsiang;Lin Hsiu-Yi;Wu Ming-Long;Chen Che-Hong;Tsai Chung-Hung
- 会议名称：《European Solid‐State Circuits Conference》 | 2014年
- Decoding;
- Pipeline processing;
- Random access memory;
- Standards;
- Streaming media;
- Throughput;
- Transform coding;
3.A 13.56/402 MHz autonomous wireless sensor node with −18.2 dBm sensitivity and temperature monitoring in 0.18 /im CMOS

机译：一个13.56 / 402 MHz自主无线传感器节点，灵敏度为−18.2 dBm，并在0.18 / im CMOS中进行温度监控
- 作者：Mansano Andre L.R.;Bagga Sumit;Serdijn Wouter A.
- 会议名称：《European Solid‐State Circuits Conference》 | 2014年
- Backscatter;
- CMOS integrated circuits;
- CMOS technology;
- Microwave integrated circuits;
- Monitoring;
- Standards;
- Switches;
4.A fully integrated Class-D amplifier in 40nm CMOS with dynamic cascode bias and load current sensing

机译：具有动态共源共栅偏置和负载电流感测功能的40nm CMOS完全集成D类放大器
- 作者：Binet Vincent;Amiard Francois;Allier Emmanuel;Valcin Simon;Nagari Angelo
- 会议名称：《European Solid‐State Circuits Conference》 | 2014年
- Logic gates;
- Power amplifiers;
- Power generation;
- Reliability;
- Resistors;
- Sensors;
- Switches;
5.An eddy-current displacement-to-digital converter based on a ratio-metric delta-sigma ADC

机译：基于比率量差-ΣADC的涡流位移数字转换器
- 作者：Fekri Ali;Nabavi Mohammadreza;Radeljic-Jakic Nikola;Chang Zu-yao;Pertijs Michiel;Nihtianov Stoyan
- 会议名称：《European Solid‐State Circuits Conference》 | 2014年
- Coils;
- Current measurement;
- Displacement measurement;
- Gain;
- Modulation;
- Oscillators;
- Pollution measurement;
- Displacement sensor;
- Eddy current;
- delta-sigma modulator;
- ratio-metric measurement;
6.A 12b 53 mW 195 MS/s pipeline ADC with 82dB SFDR using split-ADC calibration

机译：使用分离ADC校准的具有82dB SFDR的12b 53 mW 195 MS / s管线ADC
- 作者：Sehgal Rohan;van der Goes Frank;Bult Klaas
- 会议名称：《European Solid‐State Circuits Conference》 | 2014年
- Accuracy;
- Calibration;
- Clocks;
- Gain;
- Latches;
- Pipelines;
- Power demand;
7.A 10-bit, 550-fs step Digital-to-Time Converter in 28nm CMOS

机译：采用28nm CMOS的10位550fs步进数模转换器
- 作者：Markulic Nereo;Raczkowski Kuba;Wambacq Piet;Craninckx Jan
- 会议名称：《European Solid‐State Circuits Conference》 | 2014年
8.Digitally-assisted analog and analog-assisted digital design techniques for a 28 nm mobile System-on-Chip

机译：用于28 nm移动片上系统的数字辅助模拟和模拟辅助数字设计技术
- 作者：Jiang Xicheng;Ramachandran Narayan Prasad;Kang Dae Woon;Chen Chee Kiong;Rutherford Mark;Cong Yonghua;Chang David
- 会议名称：《European Solid‐State Circuits Conference》 | 2014年
9.A WCDMA/WLAN digital polar transmitter with low-noise ADPLL, wide-band PM/AM modulator and linearized PA in 65nm CMOS

机译：具有低噪声ADPLL，宽带PM / AM调制器和65nm CMOS线性化PA的WCDMA / WLAN数字极性发射机
- 作者：Zheng Shiyuan;Luong Howard C.
- 会议名称：《European Solid‐State Circuits Conference》 | 2014年
- CMOS integrated circuits;
- Frequency conversion;
- Frequency modulation;
- Phase modulation;
- Phase noise;
- Switches;
- Transmitters;
- ADPLL;
- digital polar transmitter;
- linearization;
- phase modulator;
- power amplifier;
10.A Class-D CMOS DCO with an on-chip LDO

机译：具有片上LDO的D类CMOS DCO
- 作者：Fanori Luca;Mattsson Thomas;Andreani Pietro
- 会议名称：《European Solid‐State Circuits Conference》 | 2014年
- CMOS integrated circuits;
- Frequency measurement;
- Phase noise;
- Tuning;
- Voltage-controlled oscillators;
- CMOS;
- DCO;
- LDO;
- VCO;
- class-D;
- high efficiency;
- low phase noise;
- low-voltage;
- voltage regulator;
11.A 0.36 pJ/bit, 12.5 Gb/s forwarded-clock receiver with a sample swapping scheme and a half-bit delay line

机译：具有采样交换方案和半位延迟线的0.36 pJ /位，12.5 Gb / s转发时钟接收器
- 作者：Bae Woorham;Jeong Gyu-Seob;Park Kwanseo;Cho Sung-Yong;Kim Yoonsoo;Jeong Deog-Kyoon
- 会议名称：《European Solid‐State Circuits Conference》 | 2014年
- Bandwidth;
- CMOS integrated circuits;
- CMOS technology;
- Clocks;
- Delays;
- Jitter;
- Receivers;
- delay-locked loop;
- forwarded clock receiver;
- jitter tolerance;
- sample swapping;
- stuck locking;
12.A 1.2V 20 dBm 60 GHz power amplifier with 32.4 dB Gain and 20 Peak PAE in 65nm CMOS

机译：一个在65nm CMOS中具有32.4 dB增益和20％峰值PAE的1.2V 20 dBm 60 GHz功率放大器
- 作者：Larie Aurelien;Kerherve Eric;Martineau Baudouin;Knopik Vincent;Belot Didier
- 会议名称：《European Solid‐State Circuits Conference》 | 2014年
- CMOS integrated circuits;
- Gain;
- Power amplifiers;
- Power combiners;
- Power generation;
- Silicon;
- Transistors;
- 60 GHz;
- 65nm CMOS technology;
- integrated transformer;
- power amplifier;
- power combiner;