首页> 外文期刊>IEEE Journal of Solid-State Circuits >A microprocessor with a 128-bit CPU, ten floating-point MAC's, four floating-point dividers, and an MPEG-2 decoder
【24h】

A microprocessor with a 128-bit CPU, ten floating-point MAC's, four floating-point dividers, and an MPEG-2 decoder

机译:具有128位CPU,十个浮点MAC,四个浮点除法器和MPEG-2解码器的微处理器

获取原文
获取原文并翻译 | 示例
           

摘要

A 250-MHz microprocessor intended for home computer entertainment consists of a CPU core with 128-b multimedia extensions, two single-instruction, multiple-data (SIMD) very long instruction word (VLIW) vector processors containing ten floating-point multiplier accelerators and four floating-point dividers, an MPEG-2 decoder, a ten-channel direct memory access (DMA) controller, and other peripherals with 128 b internal buses on one die. The core is a two-way superscalar MIPS-compatible microprocessor with 16-kB scratch-pad RAM. Each vector processor is a five-way SIMD-VLIW architecture, which is tightly dedicated for specific applications concerning three-dimensional geometry calculation and physical simulation. A DMA controller connects between main memory and each processor's local memory to conceal memory access penalty. It contains 10.5 M transistors in 17/spl times/14.1 mm and dissipates 15 W at 1.8 V.
机译:一个用于家庭计算机娱乐的250 MHz微处理器包括一个CPU核心和128b多媒体扩展,两个单指令多数据(SIMD)超长指令字(VLIW)矢量处理器,其中包含十个浮点乘法器加速器和四个浮点除法器,一个MPEG-2解码器,一个十通道直接存储器访问(DMA)控制器以及其他在一个芯片上具有128 b内部总线的外围设备。内核是具有16kB暂存RAM的两路兼容MIPS的超标量微处理器。每个矢量处理器都是五向SIMD-VLIW架构,紧密地专用于涉及三维几何计算和物理模拟的特定应用。 DMA控制器连接在主内存和每个处理器的本地内存之间,以掩盖内存访问损失。它在17 / spl次/14.1 mm中包含1050万个晶体管,在1.8 V时耗散15 W.

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号