首页> 外文期刊>Semiconductor International >Parametric DFM Addresses Gate Leakage
【24h】

Parametric DFM Addresses Gate Leakage

机译:参数DFM解决栅极泄漏

获取原文
获取原文并翻译 | 示例
           

摘要

The gap between design and manufacturing just got a little more narrow, thanks to recently developed technology by a new company, Blaze DFM (Sunnyvale, Calif.). The company's just-released software is said to be the industry's first electrical design for manufacturing (DFM) solution. Created for chip designers, the software is capable of analyzing how a design uses each transistor and then allows CDs to be selectively modified to reduce leakage current or optimize timing and tighten up leakage variability. On 90 and 65 nm designs, the approach has been proven to reduce leakage power by up to 40% and leakage variability by up to 60%, and improve timing by as much as 10%.
机译:得益于新公司Blaze DFM(加利福尼亚州桑尼维尔)的最新开发技术,设计和制造之间的差距变得更加狭窄。据说该公司刚刚发布的软件是业界首个用于制造的电气设计(DFM)解决方案。该软件是为芯片设计人员创建的,能够分析设计如何使用每个晶体管,然后允许有选择地修改CD以减少漏电流或优化时序并收紧漏电流的可变性。在90和65 nm设计上,该方法已被证明可减少多达40%的泄漏功率和多达60%的泄漏可变性,并将时序改进多达10%。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号