首页> 外文期刊>Semiconductor International >WLP vs. 3-D Integration: Where's the Line?
【24h】

WLP vs. 3-D Integration: Where's the Line?

机译:WLP与3-D集成:生产线在哪里?

获取原文
获取原文并翻译 | 示例
           

摘要

Where do you draw the line of distinction between wafer-level packaging (WLP) and 3-D integration? Ask a handful of people, and you're likely to get some very different answers. "In terms of general WLP trends, through-silicon vias (TSVs) are getting a lot of attention right now," said Dan Schmauch, WLP product manager at Semitool (Kalispell, Mont.). "But is TSV really a packaging application, or is it the next generation of interconnect? We're noticing some crossover and increasing gray boundaries between the two."
机译:您如何在晶圆级封装(WLP)和3D集成之间划清界限?问几个人,您可能会得到一些非常不同的答案。 Semitool WLP产品经理Dan Schmauch说:“就整体WLP趋势而言,直通硅通孔(TSV)现在受到了广泛关注。” “但是TSV真的是封装应用程序,还是下一代互连?我们注意到两者之间存在一些交叉和增加的灰色边界。”

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号