首页> 外文期刊>IEEE Transactions on Parallel and Distributed Systems >Efficient nonblocking switching networks for interprocessor communications in multiprocessor systems
【24h】

Efficient nonblocking switching networks for interprocessor communications in multiprocessor systems

机译:用于多处理器系统中的处理器间通信的高效无阻塞交换网络

获取原文
获取原文并翻译 | 示例
           

摘要

The performance of a multiprocessor system depends heavily on its ability to provide conflict free paths among its processors. In this paper, we explore the possibility of using a nonblocking network with O(N log N) edges (crosspoints) to interconnect the processors of an N processor system, We combine Bassalygo and Pinsker's implicit design of strictly nonblocking networks with an explicit construction of expanders to obtain a strictly nonblocking network with -765.18N+352.8N log N edges and 2+log(N/5) depth. We present an efficient parallel algorithm for routing connection requests on this network and implement it on three parallel processor topologies. The implementation on a parallel processor whose processing elements are interconnected as in the Bassalygo-Pinsker network requires O(N log N) processing elements, O(N log N) interprocessor links and it takes O(log N) steps to route any single connection request where each step involves a small number (/spl ap/72) of bit-level operations. A contracted or folded version of the same implementation reduces the processing element count to O(N) without increasing the link count or the routing time. Finally, we establish that the same algorithm takes O(log/sup 3/ N) steps on a perfect shuffle processor with O(N) processing elements. These results improve the crosspoint, depth and routing time complexities of the previously reported strictly nonblocking networks.
机译:多处理器系统的性能在很大程度上取决于其在处理器之间提供无冲突路径的能力。在本文中,我们探索了使用具有O(N log N)个边(交叉点)的无阻塞网络互连N处理器系统的处理器的可能性。我们将Bassalygo和Pinsker的严格无阻塞网络的隐式设计与A的显式构造相结合。扩展器以获得-765.18N + 352.8N log N边和2 + log(N / 5)深度的严格无阻塞网络。我们提出了一种用于在此网络上路由连接请求的高效并行算法,并在三种并行处理器拓扑上实现了该算法。在Bassalygo-Pinsker网络中其处理元素相互连接的并行处理器上的实现需要O(N log N)个处理元素,O(N log N)个处理器间链接,并且需要O(log N)个步骤来路由任何单个连接请求每个步骤涉及少量(/ spl ap / 72)的位级操作。同一实现的收缩或折叠版本将处理元素数量减少到O(N),而不会增加链接数量或路由时间。最后,我们确定在具有O(N)个处理元素的完美混洗处理器上,相同的算法采取O(log / sup 3 / N)步。这些结果改善了先前报道的严格无阻塞网络的交叉点,深度和路由时间复杂度。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号