...
首页> 外文期刊>IEE proceedings. Part G >Hardware implementation of a pulse-stream neural network
【24h】

Hardware implementation of a pulse-stream neural network

机译:脉冲流神经网络的硬件实现

获取原文
获取原文并翻译 | 示例
           

摘要

The authors describe the design and test of an artificial neural network, using a pulse-stream approach, that is implemented using BiCMOS technology. Networks are constructed from arrays of customised neuron chips and synapse chips. The neuron chip uses novel circuitry to implement an accurate sigmoid transfer characteristic. The synapse chip uses a new pulse-stream implementation of the differential amplifier and requires only five transistors to produce a linear multiplier. Measured results from the chips show that the neuron has an accurate sigmoid transfer characteristic and gradient suitable for the error backpropagation learning algorithm. The synapse has excellent 1% linearity and properties suitable for multiplication. The chips have been used to implement a three-layer artificial neural network which has been tested using hard learning problems.
机译:作者介绍了使用BiCMOS技术实现的使用脉冲流方法的人工神经网络的设计和测试。网络由定制的神经元芯片和突触芯片阵列构成。神经元芯片使用新颖的电路来实现准确的乙状结肠转移特征。突触芯片使用差分放大器的新脉冲流实现方式,仅需要五个晶体管即可产生线性乘法器。芯片的测量结果表明,神经元具有准确的S型传递特性和适合于误差反向传播学习算法的梯度。突触具有出色的1%线性度和适合乘法的特性。该芯片已用于实现三层人工神经网络,该网络已使用硬学习问题进行了测试。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号