...
首页> 外文期刊>IEEE Electron Device Letters >200-mm Wafer-Scale Transfer of 0.18-μm Dual-Damascene Cu/SiO{sub}2 Interconnection System to Plastic Substrates
【24h】

200-mm Wafer-Scale Transfer of 0.18-μm Dual-Damascene Cu/SiO{sub}2 Interconnection System to Plastic Substrates

机译:200mm晶圆尺寸的0.18μm双镶嵌金属Cu / SiO {sub} 2互连系统到塑料基板的晶圆尺寸转移

获取原文
获取原文并翻译 | 示例
           

摘要

We report a low-temperature (< 200℃) 200-mm wafer-scale transfer of a 0.18-μm dual-damascene Cu/SiO{sub}2 interconnection system to FR-4 plastic substrates using adhesive bonding. We demonstrate removal of the silicon bulk layer to leave behind a flexible 3-μm-thick Si back-end-of-line (BEOL) circuit on a 0.1-mm-thick FR-4 wafer. The mechanical and electrical integrity of the thin Si BEOL circuit on FR-4 are confirmed by focused ion beam scanning electron microscope microscopy and current-voltage characterization on a variety of test structures, which include serpentine, via chain and Kelvin test structures on different locations on the wafer. This process will pave the path to allow integration of high-performance submicrometer Si electronics on plastic substrates.
机译:我们报道了使用粘合剂粘合将0.18μm双镶嵌Cu / SiO {sub} 2互连系统低温(<200℃)晶圆级转移到FR-4塑料基板上的200毫米低温。我们演示了去除硅体层的步骤,以在0.1毫米厚的FR-4晶圆上留下3微米厚的灵活的Si后端线(BEOL)电路。 FR-4上的薄Si BEOL电路的机械和电气完整性已通过聚焦离子束扫描电子显微镜显微镜和各种测试结构的电流-电压表征得到了证实,这些测试结构包括蛇形,通孔链和开尔文测试结构在不同位置在晶圆上。该过程将为将高性能亚微米Si电子产品集成到塑料基板上铺平道路。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号