VHDL Design and Implementation for Optimum Delay & Area for Multiplier & Accumulator Unit by 32 - Bit Sequential Multiplier

摘要

High performance systems such as microprocessors, di gital signal processors, filters, ALU etc. which is need of hour now days requires a lot of components. One of main component of these high performance systems is multiplier. Most of the DSP computations involve the use of multiply accumulate operations, a nd therefore the design of fast and efficient multipliers is imperative. However, area and speed are usually conflicting constraints so that improving speed results mostly in larger areas. This thesis investigates analysis of different multiplier for speed , area and delay usage. We try to present an efficient multiplier is produce fast, accurate and require minimum area. In this paper we will first study different types of multipliers Then we compared the working of different multipliers by comparing the m emory usage, speed and area by each of them. The result of this thesis helps us to choose a better option to choose a better multiplier out of different multipliers in fabricating different systems.