FIELD-PROGRAMMABLE GATE ARRAY IMPLEMENTATION OF THE DYNAMIC TIME WARPING ALGORITHM FOR SPEECH RECOGNITION

摘要

Objective of this research is to implement a speech recognition algorithm in smaller form factor device. Speech recognition is an extensively used in mobile and in numerous consumer electronics devices. Dynamic time warping (DTW) method which is based on dynamic programming is chosen to be implemented for speech recognition because of the latest trend in evolving computing power. Implementation of DTW in field-programmable gate array is chosen for its featured flexibility, parallelization and shorter time to market. The above algorithm is implemented using Verilog on Xilinx ISE. The warping cost is less if the similarity is found and is more for dissimilar sequences which is verified in the simulation output. The results indicate that real time implementation of DTW based speech recognition could be done in future.