首页> 中文期刊> 《中兴通讯技术:英文版》 >Analysis of Packet Sending and Receiving by Layer 3 Ethernet Switch CPU

Analysis of Packet Sending and Receiving by Layer 3 Ethernet Switch CPU

         

摘要

Designing an Ethernet switch that can assure normal interaction of protocol packets between switches in a network environment of massive traffic is an important matter. Taking the L3 Ethernet switch based on Application Specific Integrated Circuit (ASIC) as an example,this article analyzes several typical issues about packet receiving and sending by the CPU in a multi-progress environment,including CPU load,software and hardware queue settings,and communication mechanism between CPU and the switch chip. This article gives solutions to these issues mentioned above. The solutions are applicable to Network Processor (NP) issues as well.

著录项

获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号