首页> 中文期刊> 《电子科技学刊:英文版》 >Delay Optimized Architecture for On-Chip Communication

Delay Optimized Architecture for On-Chip Communication

         

摘要

Networks-on-chip(NoC),a new system on chip(SoC) paradigm,has become a great focus of research by many groups during the last few years.Among all the NoC architectures that have been proposed until now,2D-Mesh has proved to be the best architecture for implementation due to its regular and simple interconnection structure.In this paper,we propose a new interconnect architecture called 2D-diagonal mesh(2DDgl-Mesh) for on-chip communication.The 2DDgl-Mesh is almost similar to traditional 2D-Mesh in aspects of cost,area,and implementation,but it can outperform the later in delay.The both architectures are compared by using NS-2(a network simulator) and CINSIM(a component based interconnection simulator) under the same traffic models and parametric conditions.The results of comparison show that under the proposed architecture,the packets can almost always be routed to their destinations in less time.In addition,our architecture can sometimes perform better than 2D-Mesh in drop ratio for special fixed traffic models.

著录项

相似文献

  • 中文文献
  • 外文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号