首页> 中文期刊>计算机工程 >基于ASAAC标准的BIT设计

基于ASAAC标准的BIT设计

     

摘要

为满足航空电子系统的可测试性,降低航空电子系统测试维护成本,结合ASAAC标准设计一个机内自测试(BIT)系统.BIT利用自身资源对系统进行故障检测或隔离,采用总线层次化方法将BIT设计分为系统级、分系统级及模块级3层测试结构,并给出模块级测试的软硬件设计方案.测试结果表明,该系统能使测试与航电系统的健康管理和故障管理紧密结合,在满足测试覆盖率等技术指标的同时,提高航空电子系统可靠性与可测试性.%To meet the avionics electronic system testability and reduce avionics electronic system test and maintenance costs, this paper designs a Built-in Test(BIT) system referring to ASAAC standard. BIT is defined as a capability provided by electronic system itself for the fault detection or isolation. As a Hierarchy design, it divides the BIT system into three levels, system level, subsystem level and module level, and makes a design in details containing software and hardware design for module level test. Test results show that the system can make the test combining with the health management and fault management of avionics electronic systems more closely. It meets technical indicators and greatly improves avionics electronic system reliability and testability.

著录项

相似文献

  • 中文文献
  • 外文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号