首页> 外文学位 >Multistandard architectures for the next generation of digital front-ends.
【24h】

Multistandard architectures for the next generation of digital front-ends.

机译:下一代数字前端的多标准体系结构。

获取原文
获取原文并翻译 | 示例

摘要

Wireless communication is becoming the next technological revolution that will connect people anytime and anywhere. The need for developing handheld devices that support any standard and make efficient use of battery energy is becoming one of the most important goals of future communication systems.;An efficient multistandard architecture for digital front-end communication systems has been proposed. This architecture is efficient because it requires a reduced number of stages and multiple common blocks between communication standards. Different filter structures are used to reduce the complexity involved. The implementation of digital filters on the multistage structure includes complex operations such the multiplication. This operation is power, area, and time consuming. Additionally, the filter coefficients require storage area. Memory is the most demanding block in terms of area and power. Moreover, fetching the set of coefficients to perform filtering is also power consuming. Consequently, two different architectures are proposed to reduce complexity, replacing multiplication by structures that use only addition. Moreover, these structures will not need to store coefficients nor fetch them from memory, making the architectures efficient in terms of power consumption and area.;The proposed digital front-end design considers the behavior from processing blocks that perform adaptations such as ADCs and modulation processing. This consideration allows for obtaining an integrated design that adapts to the application and to the internal processing blocks.
机译:无线通信正在成为将随时随地连接人们的下一个技术革命。对开发支持任何标准并有效利用电池能量的手持设备的需求正成为未来通信系统的最重要目标之一。提出了一种用于数字前端通信系统的高效多标准体系结构。这种体系结构之所以有效,是因为它减少了通信标准之间的级数和多个通用块。使用不同的滤波器结构来减少所涉及的复杂性。在多级结构上实现数字滤波器包括复杂的运算,例如乘法。此操作耗费功率,面积和时间。另外,滤波器系数需要存储区域。就面积和功耗而言,内存是最苛刻的要求。此外,获取系数集合以执行滤波也消耗功率。因此,提出了两种不同的体系结构来降低复杂性,用仅使用加法的结构代替乘法。此外,这些结构无需存储系数也无需从内存中获取系数,从而使架构在功耗和面积方面均有效。拟议的数字前端设计考虑了执行诸如ADC和调制等自适应处理模块的行为处理。这种考虑允许获得适合于应用程序和内部处理模块的集成设计。

著录项

  • 作者单位

    University of Louisiana at Lafayette.;

  • 授予单位 University of Louisiana at Lafayette.;
  • 学科 Engineering Electronics and Electrical.;Computer Science.
  • 学位 Ph.D.
  • 年度 2009
  • 页码 120 p.
  • 总页数 120
  • 原文格式 PDF
  • 正文语种 eng
  • 中图分类
  • 关键词

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号